

MOHSIN IBRAHIM HOSSAIN
AIUD, DLc Note

DIGITAL LOGIC
& CIRCUITS (DLc)

ALLIANCE OF INDIA
MORRIS TOWN HOSPITAL

#Lette
wavy
GLATES

Choo
wavy

Logic gate:

⇒ It is a physical device which perform logic operation on one or more logical inputs, and produces a single logical output.

☑ There are three category:—

1. Basic Gates: NOT, AND, OR


2. Universal Gates: NAND, NOR

3. Arithmetic Gates: X-OR, X-NOR

NOT Gate:

⇒ It is a type of logic gate that inverts the provided input. Referred to as an inverter.

☑ Symbol for "NOT" gate:—



☑ Truth table:—


A	$Y = \bar{A}$
0	1
1	0

AND Gate:


⇒ Output is high (1) when all the inputs are high.

Symbol:

1. For two inputs:



2. For three inputs:



Truth Table:

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

Now, check whether "AND Gate"

Follows those two laws or not:

Associative Law: $[A \cdot (B \cdot C) = (A \cdot B) \cdot C]$

Let,

$$\begin{array}{l}
 A = 1 \\
 B = 0 \\
 C = 1
 \end{array}
 \quad
 \begin{array}{l}
 A \cdot (B \cdot C) = 1 \cdot (0 \cdot 1) \\
 = 1 \cdot 0 \\
 = 0
 \end{array}
 \quad
 \begin{array}{l}
 (A \cdot B) \cdot C = (1 \cdot 0) \cdot 1 \\
 = 0 \cdot 1 \\
 = 0
 \end{array}$$

∴ It follows the Law.

Commutative Law: $[A \cdot B = B \cdot A]$

Let,


$$\begin{array}{l}
 A = 1 \\
 B = 0
 \end{array}
 \quad
 \begin{array}{l}
 \therefore A \cdot B = 1 \cdot 0 \\
 = 0
 \end{array}
 \quad
 \begin{array}{l}
 B \cdot A = 0 \cdot 1 \\
 = 0
 \end{array}$$

∴ It follows the Law.


Enable & Disable!

	A	B	Y
Disable O/P = 0	0	0	0
	0	1	0
Enable buffer	1	0	0
	1	1	1

∴ "0" → disable with O/P = 0




"1" → Enable with O/P = Buffer.

# OR-Gate!


⇒ Output is high when any one or all input are high.

Symbol!

1. For two inputs:



2. For three inputs:

Truth Table!

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

☑ Check whether "OR" Gate Follows
Those two laws or Not.

☑ Associative Law: $[(A+B)+C = A+(B+C)]$

Let, $A=1$ $\therefore (A+B)+C = (1+0)+1$ $\left\{ \begin{array}{l} A+(B+C) = 1+(0+1) \\ B=0 \quad \quad \quad = 1+1 \\ C=1 \quad \quad \quad = 1 \end{array} \right. \quad \left\{ \begin{array}{l} = 1+1 \\ = 1 \end{array} \right.$

$\therefore$ It follows the law.

☑ Commutative Law: $[A+B = B+A]$

Let, $A=1$ $\therefore A+B = 1+0 = 1$ $\left\{ \begin{array}{l} B+A = 0+1 \\ B=0 \quad \quad \quad = 1 \end{array} \right.$

$\therefore$ It also follows the law.

☑ Enable & Disable

	A	B	$Y=A+B$
Enable Buffer	0	0	0
	0	1	1
Disable	1	0	1
O/P = 1	1	1	1

"0" $\rightarrow$ Enable with act as Buffer.



"1" $\rightarrow$ Disable with output = 1



☑ Check whether "OR" Gate Follows those two laws or not.

☑ Associative Law: $[(A+B)+C = A+(B+C)]$

Let, $A=1$ $\therefore (A+B)+C = (1+0)+1$ $\left\{ \begin{array}{l} A+(B+C) = 1+(0+1) \\ B=0 \quad \quad \quad = 1+1 \\ C=1 \quad \quad \quad = 1 \end{array} \right. \quad \left\{ \begin{array}{l} = 1+1 \\ = 1 \end{array} \right.$

$\therefore$ It follows the law.

☑ Commutative Law: $[A+B = B+A]$

Let, $A=1$ $\therefore A+B = 1+0 = 1$ $\left\{ \begin{array}{l} B+A = 0+1 \\ B=0 \quad \quad \quad = 1 \end{array} \right.$

$\therefore$ It also follows the law.


☑ Enable & Disable:

A	B	$Y=A+B$
0	0	0
0	1	1
1	0	1
1	1	1

Enable Buffer

Disable
OP=1

"0" $\rightarrow$ Enable with act as Buffer.



"1" $\rightarrow$ Disable with output = 1



NAND Gate:-

⇒ It is a Combination of digital logic "AND" gate & a "NOT" gate connected together in Series.

Symbol:-



Truth Table:-

A	B	$Y = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

Note:- 1. "NAND" Gate does not follow the "associative" laws.
2. But gates follow the "Commutative" Laws.

Enable & Disable:-


	A	B	Y
Disable O/P = 1	0	0	1
	0	1	1
Enable Inverter	1	0	1
	1	1	0

"0" → Disable with o/p = 1 "1" → Enable with Act As Inverter



#NOR-Gate:-

⇒ It's a combination of digital logic "OR" gate & a "NOT" gate connected together in series.

Symbol:-Truth Table:-

A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


Note:-

1. "NOR"-Gate does not follow the "associative laws".
2. But it follows the commutative laws.

Enable & Disable:-

	A	B	Y
Enable Inverter	0	0	1
	0	1	0
Disable o/p = 0	1	0	0
	1	1	0

"0" → Enable with
act as Inverter




"1" → Disable with o/p = 0



X-OR-Gate:-

⇒ Output is high (1) when the number of 1 inputs is odd.

Symbol:-

$$A \cdot \bar{B} + \bar{A} \cdot B = A \cdot \bar{B} + \bar{A} \cdot B$$

Truth Table:-

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Enable & Disable:-

	A	B	Y
Enable Buffer	0	0	0
	0	1	1
	1	0	1
Enable Inverter	1	1	0

Controlled Inverter:-

⇒ Since Both case are Enable so that we called it Controlled Inverter.

Ex:- (1)



(2)



Properties of X-OR Gate:

(i)

$$① A \oplus A = 0$$

$$② A \oplus \bar{A} = 1$$

$$③ A \oplus 0 = A$$

$$④ A \oplus 1 = \bar{A}$$

For: $A \oplus A$:

$$Y = A\bar{A} + A\bar{A}$$

$$\therefore A \oplus A = A\bar{A} + A\bar{A} = A \cdot \bar{A} = 0$$

For: $A \oplus \bar{A}$:

$$Y = A \cdot \bar{A} + \bar{A} \cdot A$$

$$= A + \bar{A} = 1$$

(ii)

if $A \oplus B \oplus C = 0$ then,

$$A \oplus B = C$$

$$A \oplus C = B$$

$$B \oplus C = A$$

(iii)

$$A \oplus A \oplus A \oplus A \oplus \dots$$


For: Even:-

$$A \oplus A = 0$$

For odd:-

$$A \oplus A \oplus A = A$$

Problem 1:



(a) Find out Y for 20 X-OR gate.

(b) Find out Y for 31 X-OR gate.

(a)For Y_1 :-

$$Y_1 = \bar{x} \quad \because Y_1 = x \oplus 1$$

For Y_2 :-

$$Y_2 = \bar{\bar{x}} = x \quad \because Y_2 = \bar{x} \oplus 1$$

$\therefore$ After 2 X-OR gate we get $= x$

$\therefore$ After 4 X-OR we are going to get $= x$ again.

$\therefore$ For 20 X-OR gate $Y = x$.

also for all even number of X-OR gate

$$Y = x.$$

(b)For Y_3 :-

$$Y_3 = x \oplus 1 = \bar{x}$$

$\therefore$ After 1 & 3 X-OR gate we get $Y = \bar{x}$

$\therefore$ For 21 X-OR gate we get $Y = \bar{x}$ again

also for all odd number of X-OR gate.

$$Y = \bar{x}$$

X-NOR Gate:-

⇒ output is high (1) when number of 0 & 1 inputs are even. otherwise output is low (0).

Symbol:-

$$= \bar{A} \cdot \bar{B} + A \cdot B$$

Truth Table:-


A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Notes:- X-NOR gates follow commutative & associative laws.


Enable & Disable:-

	A	B	Y
Enable Converter	0	0	1
	0	1	0
Enable Buffer	1	0	0
	1	1	1

①



②



Properties of X-NOR gate:-

- ①
- (i) $A \odot A = 1$
 - (ii) $A \odot \bar{A} = 0$
 - (iii) $A \odot 0 = \bar{A}$
 - (iv) $A \odot 1 = A$

For: $A \odot A$:-

$$Y = \bar{A} \cdot \bar{A} + A \cdot A$$

$$= \bar{A} + A = 1$$

for $A \odot \bar{A}$:-

$$Y = \bar{A} \cdot \bar{\bar{A}} + A \cdot \bar{A}$$

$$= \bar{A} \cdot A + A \cdot \bar{A}$$

$$= \bar{A} \cdot A = 0$$

- ② $A \odot A \odot A \odot A \odot \dots$

For Even:-

$$A \odot A = 1$$

For odd:-


$$A \odot A \odot A = A$$

- ③ XOR and XNOR $\rightarrow$ Complement each other $\rightarrow$ inputs even
 XOR and XNOR $\rightarrow$ Same $\rightarrow$ inputs are odd.

Ex:- ① $A \oplus B \oplus C = A \odot B \odot C \rightarrow$ odd

② $A \oplus B \oplus C \oplus D = \overline{A \odot B \odot C \odot D} \rightarrow$ even

problem:-



- ④ Find the Y

$$Y_1 = A \oplus \bar{B}$$

$$Y_2 = \bar{A} \oplus B$$

$$\therefore Y = (A \oplus \bar{B}) \odot (\bar{A} \oplus B)$$

$$= \overline{(A \oplus \bar{B}) \oplus (\bar{A} \oplus B)}$$

#NAND Gate

As Universal Gate!

⇒ Using only NAND gates, we can create AND, OR, NOT, NOR, XOR, XNOR gates. That's why it's called Universal gate.


NAND as NOT! (1)




NAND as AND! (2)



NAND as OR! (3)



NAND as NOR:-



NAND as X-OR:- (4)

For X-OR

we know:-




$$Y = A\bar{B} + \bar{A}B$$

$$2 \text{ NOT} \rightarrow 2 \text{ NAND}$$


$$2 \text{ AND} \rightarrow 4 \text{ NAND}$$

$$1 \text{ OR} \rightarrow 3 \text{ NAND}$$

$$\underline{\underline{9 \text{ NAND}}}$$



NAND as X-NOR :- (5)




N-OR Gate as Universal Gate :-

⇒ Using only N-OR gate, we can create AND, OR, NOT, NAND, X-OR, X-NOR gates. That's why we called it Universal gate.

N-OR as NOT :- (1)




N-OR as AND :- (2)




N-OR as OR:-(2)




N-OR as NAND:-



N-OR as X-OR:-(5)



N-OR as X-NOR:-(4)



#problem: 11—

⇒ Implement the following expression with $Y = (AB' + c)'D + E$

(a) NAND Gates only.

(b) NOR Gates only.

(a)

Is given—



$$Y = (AB' + c)'D + E$$

$$2 \text{ NOT} \rightarrow 2 \text{ NAND}$$

$$2 \text{ AND} \rightarrow 4 \text{ NAND}$$

$$2 \text{ OR} \rightarrow 6 \text{ NAND}$$

$$\underline{12 \text{ NAND}}$$



(b)

is given:—



$$Y = (AB' + c)' \cdot D + E$$

$$2 \text{ NOT} \rightarrow 2 \text{ NOR}$$

$$2 \text{ AND} \rightarrow 2 \times 3 = 6 \text{ NOR}$$

$$2 \text{ OR} \rightarrow 4 \text{ NOR}$$

$$12 \text{ NOR}$$



problem: 2: _____

⇒ Implement the following expression $Y = AB + BC + CA$

(a) NAND Gate only.



(b) NOR Gate only.

(a)

is given: _____

$$F = AB + BC + CA$$

$$\left. \begin{array}{l} 3 \text{ AND} \rightarrow 6 \text{ NAND} \\ 2 \text{ OR} \rightarrow 6 \text{ NAND} \end{array} \right\} \underline{\quad} 12 \text{ NAND}$$




(b)

is given!—

$$F = AB + BC + CA$$

3 AND $\rightarrow$ 0 NOR2 OR $\rightarrow$ 4 NOR

13 NOR



#BOOLEAN ALGEBRA

Boolean Algebra:

⇒ It is the set of rules, used to simplify the given Expression without changing its functionality.


Complement Rules:

1. $A \text{ Complement} = \bar{A} = A'$

2. $(A')' = A$

AND Operator

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



① $A \cdot A = A$


② $A \cdot \bar{A} = 0$

③ $A \cdot 0 = 0$

④ $A \cdot 1 = A$

OR-operation:-

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



① $A + A = A$

② $A + \bar{A} = 1$

③ $A + 0 = A$

④ $A + 1 = 1$

Distributive Law:-

① $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

② $A + (B \cdot C) = (A + B) \cdot (A + C)$

③ $A + \bar{A}B = (A + \bar{A}) \cdot (A + B)$
 $= 1 \cdot (A + B)$
 $= A + B$

③.1 $A + \bar{A}B = A + B$

③.2 $\bar{A} + AB = \bar{A} + B$

③.3 $A + AB = A$

③.4 $(A + B) \cdot (A + C) = A + B \cdot C$

Commutative Law:

① $A + B = B + A$

② $A \cdot B = B \cdot A$

Associative Law:

① $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

Priority:

① NOT ↑

② AND

③ OR

De Morgan's Law:

① $\overline{A + B} = \bar{A} \cdot \bar{B}$

② $\overline{(A \cdot B)} = \bar{A} + \bar{B}$

problem: 1: —
mon

⇒ Reduce the expression: — $Y = BAC' + B'AC' + BC'$

⇒ Is given: —
mon

$$\begin{aligned}
 Y &= \underline{BAC'} + \underline{B'AC'} + \underline{BC'} \\
 &= B\bar{C}(A+1) + \bar{B}A\bar{C} \\
 &= B\bar{C} \cdot 1 + \bar{B}A\bar{C} \\
 &= B\bar{C} + \bar{B}A\bar{C} \\
 &= \bar{C} \cdot (B + \bar{B}A) \\
 &= \bar{C} \cdot (B + A) \\
 &= A\bar{C} + B\bar{C}
 \end{aligned}$$

problem: 2

⇒ Reduce the expression; $Y = AB + AB'$

⇒ Is given: —
mon

$$\begin{aligned}
 Y &= AB + AB' \\
 &= A(B + B') \\
 &= A \cdot 1 \\
 &= A
 \end{aligned}$$

problem: 3: —
mon

⇒ Reduce the expression; $Y = AB + AB'C + AB'C'$

⇒ Is given: —
mon

$$\begin{aligned}
 Y &= \underline{AB} + \underline{AB'C} + \underline{AB'C'} \\
 &= A(B + B'C) + AB'C' \\
 &= A(\underline{B+C}) + \underline{AB'C'} \\
 &= A(\underline{B+C+B'C'}) \\
 &= A(\underline{B+C+C}) \\
 &= A \cdot (B + 1) \\
 &= A \cdot 1 \\
 &= A
 \end{aligned}$$

Problem 4:—

⇒ Reduce the expression; $Y = (A+B+e) \cdot (A+B'+e) \cdot (A+B+e')$

⇒ Is given:—

$$Y = (A+B+e) \cdot (A+B'+e) \cdot (A+B+e')$$

Let, $X = A+B$

$$\begin{aligned} \therefore Y &= (X+e) \cdot (A+B'+e) \cdot (X+e') \\ &= (X+e) \cdot (X+e') \cdot (A+B'+e) \\ &= (X+ee') \cdot (A+B'+e) \\ &= (X+0) \cdot (A+B'+e) \\ &= X \cdot (A+B'+e) \\ &= (A+B) \cdot (A+B'+e) \\ &= A+B \cdot (B'+e) \\ &= A+BB'+Be \\ &= A+0+Be \\ &= A+Be \end{aligned}$$

Problem 5:—

⇒ Reduce the expression; $Y = (A+B) \cdot (A+B') \cdot (A'+B) \cdot (A+B')$

⇒ Is given:—

$$\begin{aligned} Y &= (A+B) \cdot (A+B') \cdot (A'+B) \cdot (A+B') \\ &= (A+BB') \cdot (A'+BB') \\ &= (A+0) \cdot (A'+0) \\ &= A \cdot A' \\ &= 0 \end{aligned}$$

Problem: 6: —

mon

⇒ Reduce the expression; $Y = AB + A'C + BC$

⇒ Is given:

$$Y = AB + A'C + BC$$

$$= AB + A'C + BC \cdot 1$$

$$= AB + A'C + BC(A + \bar{A})$$

$$= \underline{AB} + \underline{A'C} + \underline{ABC} + \underline{\bar{A}BC}$$

$$= AB(C + 1) + A'C(B + 1)$$

$$= AB + A'C$$

Problem: 7: —

mon

⇒ Reduce the expression;

(i) $Y = AB + B\bar{C} + AC$

(ii) $Y = A\bar{B} + B\bar{C} + AC$

⇒ Is given:

(i)

$$Y = AB + B\bar{C} + AC$$

$$= AB \cdot 1 + B\bar{C} + AC$$

$$= AB(C + \bar{C}) + B\bar{C} + AC$$

$$= \underline{ABC} + \underline{AB\bar{C}} + \underline{B\bar{C}} + \underline{AC}$$

$$= AC(B + 1) + B\bar{C}(A + 1)$$

$$= AC + B\bar{C}$$

(ii)

Similar way:

$$Y = A\bar{B} + B\bar{C}$$

problem 8:

⇒ Reduce the expression.

(i) $Y = (A+B) \cdot (A'+e) \cdot (B+c)$

(ii) $Y = (A+B) \cdot (\bar{B}+c) \cdot (A+e)$

(iii) $Y = \bar{A}\bar{B} + A\bar{e} + \bar{B}\bar{e}$

⇒ Is given:—

(i)

$$\begin{aligned} Y &= (A+B) \cdot (A'+e) \cdot (B+c) \\ &= (AA' + Ae + A'B + Bc) \cdot (B+c) \\ &= (0 + Ae + A'B + Bc) \cdot (B+c) \\ &= \underline{ABe} + \underline{Ace} + \underline{A'BB} + \underline{A'Be} + \underline{BBC} + \underline{Bec} \\ &= \underline{ABe} + \underline{Ac} + A'B + A'Be + Bc + Bc \\ &= Ac(B+1) + A'B(c+1) + Bc \\ &= AC + A'B + Bc \\ &= AC + A'B \end{aligned}$$

⇒ Similar way:—

(ii)

$$\begin{aligned} Y &= (A+B) \cdot (\bar{B}+c) \\ &= \underline{A\bar{B}} + \underline{Ac} + \underline{B\bar{B}} + \underline{Bc} \\ &= \underline{A\bar{B}} + \underline{Ac} + \underline{Bc} \\ &= \underline{A\bar{B}} + \underline{Bc} \end{aligned}$$

⇒ Similar way:—

(iii)

$$\begin{aligned} Y &= \bar{A}\bar{B} + A\bar{e} + \bar{B}\bar{e} \\ \therefore Y &= \bar{A}\bar{B} + A\bar{e} \end{aligned}$$

problem: -0:-

⇒ Apply De Morgan's Law for each expression:-

(a) $\overline{(A+B)+C}$

(b) $\overline{(\bar{A}+B)+CD}$

(c) $\overline{(A+B) \cdot \bar{C} \cdot \bar{D} + E + F}$

⇒ is given:-

$$Y = \overline{(A+B)+C}$$

$$= \overline{(A+B)} \cdot \bar{C}$$

$$= (\bar{A} \cdot \bar{B}) \cdot \bar{C}$$

$$= \bar{A} \cdot \bar{B} \cdot \bar{C}$$

⇒ Is given:-

$$Y = \overline{(\bar{A}+B)+CD}$$

$$= \overline{(\bar{A}+B)} \cdot \overline{CD}$$

$$= (\bar{\bar{A}} \cdot \bar{B}) \cdot (\bar{C} + \bar{D})$$

$$= (A \cdot \bar{B}) \cdot (\bar{C} + \bar{D})$$

⇒ Is given:-

$$Y = \overline{(A+B) \cdot \bar{C} \cdot \bar{D} + E + F}$$

$$= \overline{((A+B) \cdot \bar{C} \cdot \bar{D})} \cdot \overline{(E+F)}$$

$$= (\overline{(A+B)} + \overline{\bar{C}} + \overline{\bar{D}}) \cdot (\bar{E} \cdot \bar{F})$$

$$= ((\bar{A} \cdot \bar{B}) + (C + D)) \cdot (\bar{E} \cdot \bar{F})$$

$$= (\bar{A} \cdot \bar{B} + C + D) \cdot (\bar{E} \cdot \bar{F})$$

$$= (\bar{A} \bar{B} + C + D) \cdot (\bar{E} \cdot \bar{F})$$

Problems 10! —

⇒ Apply De-Morgan's Law for each expression! —

(a) $\overline{(A+B+C)}D$

(b) $\overline{ABC+DEF}$

(c) $\overline{AB+\overline{C}D+EF}$

(d) $\overline{AB\overline{C}+(\overline{D+E})}$

(e) $\overline{(A+B) \cdot C}$

(f) $\overline{A+B+C+D}E$

⇒ Is given! —

(a)
 $Y = \overline{(A+B+C)}D$

$$= \overline{(A+B+C)} + \overline{D}$$

$$= (\overline{A} \cdot \overline{B} \cdot \overline{C}) + \overline{D}$$

⇒ Is given! —

(b)
 $Y = \overline{ABC+DEF}$

$$= \overline{ABC} \cdot \overline{DEF}$$

$$= (\overline{A+B+C}) \cdot (\overline{D+E+F})$$

⇒ Is given! —

(c)
 $Y = \overline{AB+\overline{C}D+EF}$

$$= \overline{(AB)} \cdot \overline{(\overline{C}D+EF)}$$

$$= (\overline{A+B}) \cdot (\overline{\overline{C}D} \cdot \overline{EF})$$

$$= (\overline{A+B}) \cdot ((C+D) \cdot (\overline{E+F}))$$

⇒ In given:—

$$\begin{aligned}
 Y &= \overline{AB\bar{C}} + (\bar{D} + E) \\
 &= (\bar{A} + \bar{B} + C) + (\bar{D} \cdot E) \\
 &= (\bar{A} + \bar{B} + C) + (D \cdot \bar{E})
 \end{aligned}$$

⇒ Is given:—

$$\begin{aligned}
 Y &= \overline{(A+B)C} \\
 &= (\overline{A+B}) + \bar{C} \\
 &= (\bar{A} \cdot \bar{B}) + \bar{C}
 \end{aligned}$$

⇒ Is given:—

$$\begin{aligned}
 Y &= \overline{A+B+C} + \overline{DE} \\
 &= \bar{A} \cdot (\bar{B} + \bar{C}) + (\bar{D} + \bar{E}) \\
 &= (\bar{A} \cdot (\bar{B} \cdot \bar{C})) + D + \bar{E} \\
 &= (\bar{A} \cdot \bar{B} \cdot \bar{C}) + D + \bar{E}
 \end{aligned}$$

Problem: 11:—

 $\Rightarrow$ Simplify the Boolean expression:—

$$(a) \quad Y = AB + A(B+C) + B(B+C)$$

$$(b) \quad Y = A\bar{B} + A(\bar{B}+C) + B(\bar{B}+C)$$

$$(c) \quad Y = [A\bar{B}(C+D) + \bar{A}\bar{B}]C$$

$$(d) \quad Y = \bar{A}BC + A\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}C$$

$$(e) \quad Y = \overline{AB+AC} + \bar{A}\bar{B}\bar{C}$$

$$(f) \quad Y = AB + A\bar{B}C$$

$$(g) \quad Y = (\bar{A}+B)C + A\bar{B}C$$

$$(h) \quad Y = ABC(BD+CDE) + A\bar{C}$$

(a)

 $\Rightarrow$ In given:—

$$Y = AB + A(B+C) + B(B+C)$$

$$= AB + AB + AC + BB + BC$$

$$= AB + AB + AC + B + BC$$

$$= AB + AC + B + BC$$

$$= A(B+C) + B(C+1)$$

$$= AB + AC + B \cdot 1$$

$$= AB + AC + B$$

$$= B(A+1) + AC$$

$$= (B+AC)$$

is given:

(b)

$$\begin{aligned}X &= A\bar{B} + A(\bar{B}+C) + B(\bar{B}+C) \\&= A\bar{B} + A(\bar{B} \cdot C) + B(\bar{B} \cdot C) \\&= A\bar{B} + A\bar{B}C + B\bar{B}C \\&= A\bar{B}(1+C) + 0 \cdot C \\&= A\bar{B} \cdot 1 + 0 \\&= A\bar{B}\end{aligned}$$

is given:

(c)

$$\begin{aligned}X &= [A\bar{B}(C+D) + \bar{A}B]C \\&= [A\bar{B}C + A\bar{B}BD + \bar{A}B]C \\&= [A\bar{B}C + 0 \cdot AD + \bar{A}B]C \\&= A\bar{B}C \cdot C + 0 + \bar{A}B \cdot C \\&= A\bar{B}C + \bar{A}B \cdot C \\&= \bar{B}C(A+\bar{A}) \\&= \bar{B}C \cdot 1 \\&= \bar{B}C\end{aligned}$$

(d)

is given:

$$\begin{aligned}X &= \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}C \\&= \bar{B}C(\bar{A}+A) + \bar{B}\bar{C}(\bar{A}+A) + A\bar{B}C \\&= \bar{B}C + \bar{B}\bar{C} \cdot 1 + A\bar{B}C \\&= \bar{B}C + \bar{B}\bar{C} + A\bar{B}C \\&= \bar{B}C + \bar{B}(\bar{C} + AC) \\&= \bar{B}C + \bar{B}(\bar{C} + A) = \bar{B}C + \bar{B}\bar{C} + A\bar{B}\end{aligned}$$

(C)

⇒ In given:—

$$\begin{aligned}
 Y &= \overline{AB} + \overline{AC} + \overline{ABC} \\
 &= (\overline{AB} \cdot \overline{AC}) + \overline{ABC} \\
 &= ((\overline{A} + \overline{B}) \cdot (\overline{A} + \overline{C})) + \overline{ABC} \\
 &= (\overline{A} + \overline{BC}) + \overline{ABC} \\
 &= \overline{A} + \overline{B}(\overline{C} + \overline{A}) \\
 &= \overline{A} + \overline{B}(\overline{C} + \overline{A}) \\
 &= \overline{A} + \overline{BC} + \overline{AB} \\
 &= \overline{A}(\overline{B} + 1) + \overline{BC} \\
 &= \overline{A} \cdot 1 + \overline{BC} \\
 &= \overline{A} + \overline{BC}
 \end{aligned}$$

(F)

⇒ In given:—

$$\begin{aligned}
 Y &= AB + A\overline{B}C \\
 &= A(B + \overline{B}C) \\
 &= A(B + C) \\
 &= AB + AC
 \end{aligned}$$

(9)

⇒ In given:—

$$\begin{aligned}
 Y &= (\overline{A} + B)C + ABC \\
 &= \overline{A}C + \overline{BC} + ABC \\
 &= \overline{A}C + \overline{BC}(1 + A) \\
 &= C(\overline{A} + B)
 \end{aligned}$$

(h)

⇒ In given: —

$$\begin{aligned}
 Y &= \overline{A}\overline{B}C(\overline{D}D + CDE) + A\overline{C} \\
 &= \overline{A}\overline{B}C\overline{D}D + \overline{A}\overline{B}CCE + A\overline{C} \\
 &= \overline{A} \cdot 0 \cdot CD + \overline{A}\overline{B}CCE + A\overline{C} \\
 &= 0 + \overline{A} + \overline{B}CDE\overline{C} \\
 &= \overline{A} + \overline{B}CCEDE \\
 &= \overline{A} + 0 \\
 &= \overline{A}
 \end{aligned}$$

Ans:-

SOP ✓
✓ POS ✓
✓

Sum of Products (SOP):

⇒ An expression in Boolean algebra where multiple product terms are summed together.

or Representation
 if $\bar{A} = 0$
 $A = 1$
 Then, $\bar{B} = 0$
 $B = 1$
 also $\bar{C} = 0$
 $C = 1$

	A	B	C	F
0 m_0	0	0	0	0
1 m_1	0	0	1	0
2 m_2	0	1	0	1
3 m_3	0	1	1	0
4 m_4	1	0	0	1
5 m_5	1	0	1	1
6 m_6	1	1	0	1
7 m_7	1	1	1	1

→ SOP is written when the function is high

∴ SOP; $F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$

Note:- This particular form is known as "Standard or Canonical SOP" form.

Minterms:

⇒ SOP uses minterms to create a boolean expression which is product of Boolean Variables.

Ex: $\bar{A}\bar{B}\bar{C}$, $A\bar{B}C$, $AB\bar{C}$, ABC , $A\bar{B}\bar{C}$ etc.

for the above truth table minterms function is:-

$$F(A, B, C) = m_2 + m_4 + m_5 + m_6 + m_7$$

$$\therefore F(A, B, C) = \sum m(2, 4, 5, 6, 7)$$

Minimal SOP:-

⇒ The most simplified SOP expression of a function.

Let,

$$F = \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C$$

$$= \bar{A} \cdot B \cdot \bar{C} + \bar{A} \bar{B} (\bar{C} + C) + \bar{A} B (\bar{C} + C)$$

$$= \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot (1) + \bar{A} \cdot B \cdot (1)$$

$$= \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot \bar{B} + \bar{A} B$$

$$= \bar{A} \cdot B \cdot \bar{C} + \bar{A} (\bar{B} + B)$$

$$= \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot 1$$

$$= A + B \cdot \bar{C} \rightarrow \text{minimal SOP}$$

☒ Canonical/Standard SOP form:-

⇒ Each minterm is having all the variable in Normal or Complemented form.

Ex:- $F = \bar{A}B + AB + \bar{A}\bar{B}$

☒ Minimal SOP form:-

⇒ Each minterm does not have all the variables in Normal or Complemented form.

Ex:- $G = A + \bar{B}C$

problem: 1:

A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

⇒ For the given truth table, minimize the SOP expression.

⇒ SOP Expression is:—

$$\begin{aligned}
 Y &= \bar{A}B + AB \\
 &= B(\bar{A} + A) \\
 &= B \cdot 1 \\
 &= B
 \end{aligned}$$

problem: 2:

⇒ Simplify the expression for $Y(A, B) = \sum m(0, 2, 3)$

⇒ SOP Expression is:—

$$\begin{aligned}
 Y &= m_0 + m_2 + m_3 \\
 &= \bar{A}\bar{B} + A\bar{B} + AB \\
 &= \bar{A}\bar{B} + A(\bar{B} + B) \\
 &= \bar{A}\bar{B} + A \cdot 1 \\
 &= A + \bar{B}
 \end{aligned}$$

product of Sum:- (POS):-

⇒ POS form is used when the output is "0" or low.

	A	B	C	Y
0 m_0	0	0	0	0 → Low
1 m_1	0	0	1	0
2 m_2	0	1	0	1
3 m_3	0	1	1	0
4 m_4	1	0	0	1
5 m_5	1	0	1	1
6 m_6	1	1	0	1
7 m_7	1	1	1	1

Representation:-

if $A \rightarrow 0$

$\bar{A} \rightarrow 1$

then $B \rightarrow 0$

$\bar{B} \rightarrow 1$

also $C \rightarrow 0$

$\bar{C} \rightarrow 1$

⇒ POS is written when the function is Low.

$$\therefore \text{POS, } Y = (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C})$$

Note:- This particular form is known as "Standard or Canonical POS" form.

Maxterm:-

⇒ POS uses maxterm to create a boolean expression which is the Sum of Boolean Variables.

Ex:- $A+B+C$, $\bar{A}+B+\bar{C}$, $A+\bar{B}+\bar{C}$, etc.

For the above truth table maxterm function is:-

$$F(A, B, C) = \pi(m_1, m_2, m_3)$$

$$\therefore F(A, B, C) = \pi m(0, 1, 3)$$

#problem: 1:—

⇒ For the given truth table minimize the pos expression.

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	0

⇒ POS Expression is:—

$$Y = (A+B) \cdot (\bar{A}+\bar{B})$$

$$= \bar{B} + A\bar{A}$$

$$= \bar{B} + 0$$

$$= \bar{B}$$

#problem: 2:—

⇒ Simplify the expression for $Y(A, B, C) = \pi m(0, 1, 3)$

⇒ POS Expression is:—

$$Y = \pi(m_0, m_1, m_3)$$

$$\therefore Y = (\underline{A+B+C}) \cdot (\underline{A+B+\bar{C}}) \cdot (A+\bar{B}+\bar{C})$$

$$= (X+C) \cdot (X+\bar{C}) \cdot (A+\bar{B}+\bar{C})$$

$$= (X+C\bar{C}) \cdot (A+\bar{B}+\bar{C})$$

$$= (X+0) \cdot (A+\bar{B}+\bar{C})$$

$$= (\underline{A+B}) \cdot (\underline{A+B}+\bar{C})$$

$$= A+B \cdot (\bar{B}+\bar{C})$$

$$= A+B\bar{B}+B\bar{C}$$

$$= A+B\bar{C}$$

$$= (A+0) \cdot (A+\bar{C})$$

problem :-

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

- (a) Find the minimize SOP & POS
 (b) Simplify the expression for $Y(A, B, C) = \sum m(0, 2, 3, 6, 7)$
 (c) Simplify the expression for $Y(A, B, C) = \prod M(1, 4, 5)$

(a)

For SOP:-

$$\begin{aligned}
 Y &= \bar{A}\bar{B}\bar{C} + \bar{A}\cdot\bar{B}\cdot\bar{C} + \bar{A}\cdot B\cdot C + \underline{\bar{A}\cdot\bar{B}\cdot C} + \underline{A\cdot B\cdot C} \\
 &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}(\bar{C}+C) + AB(\bar{C}+C) \\
 &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B} + AB \\
 &= \bar{A}\bar{B}\bar{C} + B(\bar{A}+A) \\
 &= \bar{A}\bar{C} + B
 \end{aligned}$$

For POS:-

$$\begin{aligned}
 Y &= (A+B+C) \cdot (\underline{\bar{A}+B+C}) \cdot (\underline{\bar{A}+B+C}) \\
 &= (A+B+C) \cdot (X+CC) \\
 &= (A+B+C) \cdot (\bar{A}+B) \\
 &= B + \bar{A}(A+\bar{C}) \\
 &= B + A\bar{A} + \bar{A}\bar{C} \\
 &= (\bar{A}+B) \cdot (B+\bar{C})
 \end{aligned}$$

Minimal to Canonical Form Conversion!

☑ For SOP:—

Let $Y = A + \bar{B}C$

$$= A \cdot 1 \cdot 1 + \bar{B} \cdot C \cdot 1$$

$$= A \cdot (B + \bar{B}) \cdot (C + \bar{C}) + \bar{B} \cdot C \cdot (A + \bar{A})$$

$$= (AB + A\bar{B}) \cdot (C + \bar{C}) + A\bar{B}C + \bar{A}\bar{B}C$$

$$= ABC + A\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C + \cancel{ABC} + \cancel{\bar{A}\bar{B}C}$$

$$= ABC + A\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C$$

☑ For POS:—

Let $Y = (A + B + \bar{C}) \cdot (\bar{A} + C)$

$$\therefore Y = (A + B + \bar{C}) \cdot (\bar{A} + C + 0)$$

$$= (A + B + \bar{C}) \cdot (\bar{A} + C + BB')$$

$$= (A + B + \bar{C}) \cdot (X + BB')$$

$$= (A + B + \bar{C}) \cdot (X + B) \cdot (X + B')$$

$$= (A + B + \bar{C}) \cdot (\bar{A} + C + B) \cdot (\bar{A} + C + \bar{B})$$

Steps:—

Step 1:— Find all the Variable.

Ex: A, B, C

Step 2:— Find out the Variable absent in each minterm.

Step 3:—

Remove the duplicate.

Steps:—

Step 1:— Find all the variable

Ex: A, B, C

Step 2:— Find out the Variable absent in maxterm.

Step 3:— Retrieve the absent variable.

Subject _____

Date : _____

Date : _____ / _____ / _____

#KARNATAKA
MPP (K-MPP)
o

Karnaugh-Map (K-Map)

⇒ One way to come up with a minimized SOP or POS formula for a boolean function.

Let $F = A + B\bar{C}$

	A	B	C	F
m_0	0	0	0	0
m_1	0	0	1	0
m_2	0	1	0	1
m_3	0	1	1	0
m_4	1	0	0	1
m_5	1	0	1	1
m_6	1	1	0	1
m_7	1	1	1	1

K Map formation:

	$\frac{BC}{00}$	$\frac{BC}{01}$	$\frac{BC}{11}$	$\frac{BC}{10}$
A=0	m_0	m_1	m_3	m_2
A=1	m_4	m_5	m_7	m_6

Note This formation is according to the cell adjacency.

⇒ We know:—

SOP expression:

$$\begin{aligned}
 F &= \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} \\
 &= \bar{A}B\bar{C} + \bar{A}B(\bar{C}+C) + \bar{A}B(\bar{C}+C) \\
 &= \bar{A}B\bar{C} + \bar{A}B + \bar{A}B \\
 &= \bar{A}B\bar{C} + A + B\bar{C} \\
 &= A + B\bar{C}
 \end{aligned}$$

K-map for 3 Variable:

A \ BC	00	01	11	10
	0	0	0	1
0	0	0	0	1
1	1	1	1	1
	m_0	m_1	m_3	m_2
	m_4	m_5	m_7	m_6

Grouping: (SOP)

1. No Zero allowed.
2. No diagonals group
3. Groups must contain 1, 2, 4, 8 in general 2^n cells.
4. Groups should be as large as possible.
5. Every one must be in at least one group.
7. Overlapping allowed.

Ex:-

A \ BC	00	01	11	10
	0	0	0	1
0	0	0	0	1
1	1	1	1	1

I II

$$\therefore F = I + II$$

$$F = A + B\bar{C}$$

problem: 1:—

$$F(A, B, C) = \sum m(1, 3, 5, 7)$$

① Use k-map to minimize the following standard SOP expression.

⇒ Draw the k-map!—

(a)

	BC	00	01	11	10
A	0	0 m_0	1 m_1	1 m_3	0 m_2
1	0	0 m_4	1 m_5	1 m_7	0 m_6

$$\therefore F = C$$

problem: 2:—

$$F(A, B, C) = \sum m(0, 1, 2, 4, 7)$$

① Use k-map to minimize the SOP expression.

⇒ Draw the k-map!—

(a)

	BC	00	01	11	10
A	0	1 m_0	1 m_1	0 m_3	1 m_2
1	0	1 m_4	0 m_5	1 m_7	0 m_6

Groupings: I (vertical, m_0, m_4), II (horizontal, m_0, m_1), III (horizontal, m_2, m_6), IV (vertical, m_1, m_7)

$$\therefore F = I + II + III + IV$$

$$= \overline{B}\overline{C} + \overline{A}B + \overline{A}\overline{C} + ABC$$

problem: 0: —

$$F(A, B, C) = \sum m(1, 3, 6, 7)$$

⇒ Draw the k-map: —

	00	01	11	10
0	0	1	1	0
1	0	0	1	1

$$\therefore F = \bar{A}C + AB$$

problem: 4: —

$$F(A, B, C) = \sum m(0, 1, 5, 6, 7)$$

⇒ Draw the k-map: —

	00	01	11	10
0	1	1		
1		1	1	1

Groupings: I (00, 01), II (01, 11), III (11, 10), III' (01, 11, 10, 10)

Case 1: —

$$F = I + II + III$$

$$\therefore F = \bar{A} \cdot \bar{B} + \bar{B}C + AB$$

Case 2: —

$$F = I + II + III + III'$$

$$= \bar{A} \cdot \bar{B} + AB + AC$$

Note: — The result is minimum but may not be same or unique.

K-map for 4 Variable:

(Example) $F(A, B, C, D) = \sum m(0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15)$

	A	B	C	D	F
m ₀	0	0	0	0	1
m ₁	0	0	0	1	0
m ₂	0	0	1	0	1
m ₃	0	0	1	1	0
m ₄	0	1	0	0	0
m ₅	0	1	0	1	0
m ₆	0	1	1	0	0
m ₇	0	1	1	1	1
m ₈	1	0	0	0	0
m ₉	1	0	0	1	0
m ₁₀	1	0	1	0	0
m ₁₁	1	0	1	1	1
m ₁₂	1	1	0	0	0
m ₁₃	1	1	0	1	1
m ₁₄	1	1	1	0	1
m ₁₅	1	1	1	1	1

K-map formation:

(Example) $F(A, B, C, D) = \sum m(0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15)$

AB \ CD	00	01	11	10
00	m ₀	m ₁	m ₃	m ₂
01	m ₄	m ₅	m ₇	m ₆
11	m ₁₂	m ₁₃	m ₁₅	m ₁₄
10	m ₈	m ₉	m ₁₁	m ₁₀

problem 1: —

$$F(A, B, C, D) = \sum m(0, 2, 3, 7, 11, 13, 14, 15)$$

⇒ Draw the K-map: —

AB \ CD	00	01	11	10
00	1 m_0	0 m_1	1 m_3	1 m_2
01	0 m_4	0 m_5	1 m_7	0 m_6
11	0 m_{12}	1 m_{13}	1 m_{15}	1 m_{14}
10	0 m_8	0 m_9	1 m_{11}	0 m_{10}

$$\therefore F = \bar{A}\bar{B}\bar{D} + CD + ABD + ABC$$

problem 2: —

$$F(A, B, C, D) = \sum m(0, 2, 3, 5, 7, 8, 10, 11, 14, 15)$$

⇒ Draw the K-map: —

AB \ CD	00	01	11	10
00	1 m_0	0 m_1	1 m_3	1 m_2
01	0 m_4	1 m_5	1 m_7	0 m_6
11	0 m_{12}	0 m_{13}	1 m_{15}	1 m_{14}
10	1 m_8	0 m_9	1 m_{11}	1 m_{10}

$$F = CD + AC + \bar{B}\bar{D} + \bar{A}BD$$

problems 3:-

$$F(m, y, z, w) = \sum m(1, 5, 7, 9, 11, 13, 15)$$

⇒ reduce this by using k-map.

⇒ Draw the k-map:-

AB \ CD	00	01	11	10
00		1		
01		1	1	
11		1	1	
10		1	1	

Let

$$A = m$$

$$B = y$$

$$z = c$$

$$w = D$$

$$\therefore F = \bar{C}D + AD + BD$$

$$\therefore F = \bar{z}w + Xw + Yw$$

Ans:-

Don't Care in k-Maps:-

⇒ To make a group of cells, we can use the "don't care" cells as either 0 or 1. Also if required, we can also ignore that cell. We mainly use the "don't care" cell to make a large group of cells.

problem: -

$$\Rightarrow F(A, B, C) = \sum m(2, 3, 4, 5) : \& \leq d(6, 7)$$

Reduce the function by using k-map.

⇒ 1st draw the k-map:-

A \ BC	00	01	11	10
0			1	1
1	1	1	X	X

$$\therefore F = A + B$$

K-MAP Using Max Term:-

⇒ For POS put "0" in blocks of k-map respective to the max terms. (1's elsewhere)

A \ BC	00	01	11	10
0	0	0	0	1
1	1	1	1	1

Now, For POS:-

$$\therefore F = I \cdot II$$

$$= (A + B) \cdot (A + \bar{C})$$

$$= (\bar{A} \cdot \bar{B})' \cdot (\bar{A} \cdot C)'$$

$$= (\bar{A}\bar{B} + AC)' = \bar{F} \rightarrow \text{POS}$$

problem: 1:—
on

$$F(A, B, C, D) = \sum m(1, 3, 4, 5, 9, 11, 14, 15)$$

(a) Find the MAX Term function?

(b) Reduce the MAX Term function by using k-map.

(a)

$$\therefore F(A, B, C, D) = \prod M(0, 2, 6, 7, 8, 10, 12, 13)$$

(b)

AB \ CD	00	01	11	10
00	0	1	1	0
01	1	1	0	0
11	0	0	1	1
10	0	1	1	0

Groupings:
 I: $(0, 2, 6, 4)$
 II: $(0, 4, 8, 12)$
 III: $(2, 3, 6, 7)$

$$\therefore F = I \cdot II \cdot III$$

$$= (B + D) \cdot (\bar{A} + \bar{B} + C) \cdot (A + \bar{B} + \bar{C})$$

Ans:-

problem: 1:-
in on

⇒ Map the following expression on k-map:-

$$Y = \bar{A} + A\bar{B} + AB\bar{C}$$

⇒ 1st Convert minimal sop to Canonical sop from:-
in on

$$Y = \bar{A} + A\bar{B} + AB\bar{C}$$

$$= \bar{A}(B + \bar{B}) \cdot (C + \bar{C}) + A\bar{B}(C + \bar{C}) + AB\bar{C}$$

$$= (\bar{A}B + \bar{A}\bar{B}) \cdot (C + \bar{C}) + A\bar{B}C + A\bar{B}\bar{C} + AB\bar{C}$$

$$= \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + AB\bar{C}$$

$$\begin{matrix} 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \end{matrix}$$

∴ k-map:-
in on

	BC	00	01	11	10
A					
0		1	1	1	1
1		1	1		1

problem: 2:-
in on

⇒ Map the following expression on k-map

$$Y = \bar{B}\bar{C} + A\bar{B} + AB\bar{C} + \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D}$$

⇒ 1st Convert minimal sop to standard sop from:-
in on

$$Y = \bar{B}\bar{C} + A\bar{B} + AB\bar{C} + \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D}$$

$$= \bar{B}\bar{C}(A + \bar{A}) \cdot (D + \bar{D}) + A\bar{B}(C + \bar{C}) \cdot (D + \bar{D}) + AB\bar{C}(D + \bar{D}) + \bar{A}\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}C\bar{D}$$

$$\Rightarrow (\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C) \cdot (D + \bar{D}) + (\bar{A}B\bar{C} + \bar{A}BC) \cdot (D + \bar{D}) + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}\bar{C}D + A\bar{B}CD$$

$$\Rightarrow \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}CD + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}CD$$

$\therefore$ k-map:-

AB \ CD	00	01	11	10
00	1	1		
01				
11	1	1		
10	1	1	1	1

Problem 2:—

⇒ Use a K-map to minimize the following standard SOP expression.

(a) $\bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$

(b) $\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D}$

⇒

is given:—

$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$$

		BC			
		00	01	11	10
A	0	1	1	1	
	1	1	1		


∴ $Y = \bar{B} + \bar{A}C$

(b)

⇒ 1st Convert it into standard SOP form.

$$Y = \bar{B}\bar{C}\bar{D}(A + \bar{A}) + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D}$$

∴
$$Y = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D}$$




$$\therefore Y = \bar{D} + \bar{B}C$$

Problem 4:—
non

⇒ Use K-map to minimize the following standard POS expression.

$$\textcircled{a} \quad Y = (A+B+c) \cdot (A+B+\bar{c}) \cdot (A+\bar{B}+c) \cdot (A+\bar{B}+\bar{c}) \cdot (\bar{A}+\bar{B}+c)$$

⇒



$$\therefore Y = (A+0) \cdot (\bar{B}+c)$$

$$\therefore Y = A \cdot (\bar{B}+c)$$

problem: 5:
min

⇒ Use K-map to minimize the following pos expression

$$Y = (B+C+D) \cdot (A+B+\bar{C}+D) \cdot (\bar{A}+B+C+\bar{D}) \cdot (A+\bar{B}+C+D) \cdot (\bar{A}+\bar{B}+C+D)$$


⇒ 1st convert the given pos to standard pos form.

$$\therefore Y = (B+C+D+AA') \cdot (A+B+\bar{C}+D) \cdot (\bar{A}+B+C+\bar{D}) \cdot (A+\bar{B}+C+D) \cdot (\bar{A}+\bar{B}+C+D)$$

$$\Rightarrow (B+C+D+A) \cdot (A+B+\bar{C}+D) \cdot (A+B+\bar{C}+D) \cdot (\bar{A}+B+C+\bar{D}) \cdot (A+\bar{B}+C+D) \cdot (\bar{A}+\bar{B}+C+D)$$

$$\Rightarrow (A+B+C+D) \cdot (A+B+\bar{C}+D) \cdot (A+B+\bar{C}+D) \cdot (\bar{A}+B+C+\bar{D}) \cdot (A+\bar{B}+C+D) \cdot (\bar{A}+\bar{B}+C+D)$$

0 0 0 0 1 0 0 0 0 0 1 0 1 0 0 1 0 1 0 0 1 1 0 0



$$\therefore Y = (C+D) \cdot (\bar{A}+B+C) \cdot (A+B+D)$$

Ans:-

ADDER
Circuit

Adder:

⇒ A digital circuit that performs addition of Numbers.

There are two types:-

1. Half Adder

2. Full Adder.



Half Adder:-

⇒ It is a digital logic circuit that performs binary addition of two single-bit (1 bit) binary numbers.

A	B	S	C ₀
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\therefore S = A \oplus B$$

$$C_0 = AB$$

Logic Circuit Design:-# Block Diagram:-

Full Adders

A	B	C _{in}	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

For Sum (S):


A	B	C _{in}	S
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$\therefore S = A \oplus B \oplus C_{in}$$

For Carry (C_o)


A	B	C _{in}	C _o
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$\begin{aligned} \therefore C_o &= AB + \bar{A}B C_{in} + A\bar{B} C_{in} \\ &= AB + C_{in}(A\bar{B} + \bar{A}B) \\ C_o &= AB + C_{in}(A \oplus B) \end{aligned}$$


Circuit DesignsStandard design / Block Diagram:-

Full Adder Using Half Adder:

we know:-



Now we need two circuit of Half Adder to implement a full adder circuit.




#4 Bit parallel Adder using Full Adders


Let,

4 Bit numbers are:

$$\begin{array}{r}
 A = A_3 \quad A_2 \quad A_1 \quad A_0 \\
 + B = B_3 \quad B_2 \quad B_1 \quad B_0 \\
 \hline
 \therefore S = C_3 \quad S_3 \quad S_2 \quad S_1 \quad S_0 \\
 \quad \quad C_3 \quad C_2 \quad C_1 \quad C_0
 \end{array}$$




It also represent like:




8 Bit Full Adder Using 4 Bit Full Adder:-

Let 8 Bit numbers are:-



Now we need two 4 bit full adder to implement 8 bit full adder.




Half Adder Using NAND Gate only:-

We know:-


For Half Adder:-

$$S = A \oplus B$$

$$C_0 = AB$$



Half Adder Using NOR gate only:-




Full Adder Using NAND gate:-

We know:-

$$S = A \oplus B \oplus C$$

$$C_o = A \cdot B + C_{in}(A \oplus B)$$



Full Adder Using NOR only:-

Do it yourself.

Subtractor
Circuit

Subtractor:-

⇒ A digital circuit that performs subtraction of Numbers.

There are two types:-

1. Half Subtractor
2. Full Subtractor.

Half Subtractor:-

⇒ It is a digital logic circuit that performs binary subtraction of single bit (1-bit) Binary Numbers.

A	B	D	B ₀
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


$$\therefore D = A \oplus B$$

$$B_0 = \bar{A} B$$

Block-Diagram:-



Logic Circuit Design:-



Full Subtractor (F.S)

A	B	C	D	B ₀
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

For Diff: (D)

BC	00	01	11	10
A=0	0	1	0	1
A=1	1	0	1	


$$\therefore D = A \oplus B \oplus C$$

For Borrow (B_{in})


BD _{in}	00	01	11	10
A=0	0	1	1	1
A=1	0		1	0

$$\therefore B_0 = \bar{A}B + \bar{A}B_i + BB_i$$

Logic Circuit for F.S



Block Diagram:-



Half Subtractor Using


(i) NAND Gate only:-

We know:-


For Half Subtractor:-

$$D = A \oplus B$$

$$B_0 = A'B$$



(ii) NOR Gate only:-



Full Subtractor Using NAND Gate Only

We know:—

For Full Subtractor—


$$D = A \oplus B \oplus B_i$$

$$B_o = \overline{A}B + \overline{A}B_i + AB B_i$$

OR $B_o = \overline{A}B + \overline{A}B_i + B B_i$

A \ B	B			
	00	01	11	10
0	0	1	1	1
1	0	0	1	0

$$\therefore B_o = \overline{A}B B_i + A B B_i + \overline{A}B$$



#Comparator

Comparator :-

⇒ A Comparator circuit compares two voltages and outputs either a 1 or a 0 to indicate which is larger.

1-bit Comparator :-

⇒ A Comparator used to compare two bits is called a Single-bit Comparator.

☑ The truth table :-


A	B	$A=B$	$A>B$	$A<B$
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

$$\therefore Y_{A=B} = \overline{A \oplus B}$$


$$Y_{A>B} = A\overline{B}$$

$$Y_{A<B} = \overline{A}B$$

☑ Logic Circuit Design :-



☑ Block Diagram :-



#2-bit-Comparator-

- ⇒ A comparator used to compare two binary numbers each of two bits called a 2-bit magnitude Comparator. It consists a 2-bits of four inputs & three outputs.
- ⇒ A digital Comparator is a combinational circuit designed to compare two n-bit binary words.
- ⇒ Comparators has three outputs.

Truth Table:-

A ₁	A ₀	B ₁	B ₀	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

For A < B:-

A ₁ A ₀ B ₁ B ₀	00	01	11	10
00		1	1	1
01			1	1
11				
10			1	

$$\therefore Y_{A < B} = \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_1 D_1 + \bar{A}_0 B_1 B_0$$

For A = B:-

A ₁ A ₀ B ₁ B ₀	00	01	11	10
00	1			
01		1		
11			1	
10				1

$$\therefore Y_{A=B} = (A_0 B_1) \cdot (A_0 B_0)$$


$$\therefore Y_{A=B} = (A_1 + A_0) \cdot (A_0 + B_0)$$

For A > B:-

A ₁ A ₀ B ₁ B ₀	00	01	11	10
00				
01	1			
11	1	1		
10				1

$$\therefore Y_{A > B} = A_0 \bar{B}_1 B_0 + A_1 A_0 \bar{B}_0 + A_1 \bar{B}_1$$

Logic Circuit Design:-



2-bit-Comparator Using 1 bit-blocks:-

⇒ Let, Consider 2 words:-
 Word A = $A_1 A_0$
 Word B = $B_1 B_0$

∴ Now, For $A = B$:-

if $(A_1 = B_1) \&\& (A_0 = B_0)$

Then $A = B$

For $A > B$:-

if $(A_1 > B_1)$ then $(A > B) \parallel$

if $(A_1 = B_1) \&\& (A_0 > B_0)$ Then $(A > B)$

For $A < B$:-

if $(A_1 < B_1)$ then $(A < B) \parallel$

if $(A_1 = B_1) \&\& (A_0 < B_0)$

then $(A < B)$




Fig:- 2- Bit Comparator Using
1- Bit Comparator Block

Sub: _____


Day _____

Time: _____

Date: / /

3 bit - Comparator:-

Block Diagram:-



Case: 1:-

$$E = A_2 \odot B_2 + A_1 \odot B_1 + A_0 \odot B_0$$

For this:-

$$A_2 = B_2 ; A_1 = B_1 ; A_0 = B_0$$

Case: 2:-

$$G = A_2 \cdot \bar{B}_2 + (A_2 \odot B_2) (A_1 \cdot \bar{B}_1) + (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \cdot \bar{B}_0)$$

For this Subcase:-

Subcase 1:-

if $A_2 > B_2$ then $A > B$ OR

Subcase 2:-

if $A_2 = B_2$ && $A_1 > B_1$ then $A > B$ OR

Subcase 3:-

if $A_2 = B_2$ && $A_1 = B_1$ && $A_0 > B_0$ then $A > B$

Sub: _____

Day

Time: _____

Date: / /

Case: 3:—
mon

$$L = \bar{A}_2 B_2 + (A_2 \odot B_2) (\bar{A}_1 B_1) + (A_2 \odot B_2) (A_1 \odot B_1) (\bar{A}_0 B_0)$$

For this subcase:—
mon

Subcase 1:—
mon

$\Rightarrow$ if $A_2 < B_2$ then $A < B$ OR


Subcase: 2:—
mon

$\Rightarrow$ if $A_2 = B_2$ && $A_1 < B_1$ then $A < B$ OR

Subcase: 3:—
mon

$\Rightarrow$ if $A_2 = B_2$ && $A_1 = B_1$ && $A_0 < B_0$ then $A < B$

If Logic circuit:—
mon




Sub: _____

Day _____

Time: _____

Date: / /


#3-bit - Comparator Using 1-bit - blocks:-



DECODERS:-

Decoders:-

⇒ The combinational circuit that change the binary information into 2^N output lines is known as Decoders.



2 to 4 Line decoders:-

⇒ In this decoder. There is total two inputs.

A_0, A_1 and four Outputs $\{(2^2) = 4\}$, Y_0, Y_1, Y_2, Y_3

A_1	A_0	Y_0	Y_1	Y_2	Y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


$$\therefore Y_0 = \bar{A}_0 \cdot \bar{A}_1$$

$$Y_1 = A_0 \cdot \bar{A}_1$$


$$Y_2 = \bar{A}_0 \cdot A_1$$

$$Y_3 = A_0 \cdot A_1$$

Logic circuit Design:-




Block Diagram:-



2 to 4 line Decoder Using Enable Inputs:-

⇒ In this decoder, there is a total of three input A_0, A_1, E & Four Outputs Y_0, Y_1, Y_2, Y_3 . For each combination of inputs when the Enable (E) is set to 1. One of these four outputs will be 1.

Block Diagram:-



Truth table:-

Enable	Inputs		Outputs			
E	A_1	A_0	Y_0	Y_1	Y_2	Y_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1


$$Y_0 = \bar{A}_1 \bar{A}_0 \cdot E$$

$$Y_1 = \bar{A}_1 A_0 \cdot E$$

$$Y_2 = A_1 \bar{A}_0 \cdot E$$

$$Y_3 = A_1 A_0 \cdot E$$


Logic Circuit Design



3 to 8 Line Decoder:-

⇒ This decoder circuit also known as **Binary to Octal Decoder**. In this decoder there is a total of three inputs A_0, A_1, A_2 & 8 outputs $Y_0, Y_1, \dots, Y_7$


Block Diagram:-



Truth tables


Inputs			Outputs							
A_2	A_1	A_0	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Logic Circuit Design:-




3 to 8 Decoder Using 2 to 4 Decoder:

⇒ For this we need two (2), 2 to 4 decoder.



4 to 16 Decoder Using 3 to 8 Decoder



Full Adder Implementation Using Decoder:

Truth Table:

A	B	Cin	S	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


∴ minterm for Sum (S)

$$F_S = \sum (m_1, m_2, m_4, m_7)$$

minterm for Carry (Co)

$$F_{Co} = \sum (m_3, m_5, m_6, m_7)$$

Now Design Full Adder



Information

Encoder
~~~~~



## # Encoder:-

⇒ An Encoder is a digital circuit that converts a set of binary inputs into a unique binary code.

Notes:- It's a combinational circuit that performs the reverse operation of a Decoder.

If input =  $2^n$

Then output =  $n$

## # Types of Encoders:-

1. 4 to 2 Encoder
2. 8 to 3 Encoder (Octal to Binary Encoder)
3. Decimal to BCD Encoder.
4. Priority Encoder.

## # 4 to 2 Encoder:-

### # Truth table:-


| $X_3$ | $X_2$ | $X_1$ | $X_0$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 1     | 0     | 0     |
| 0     | 0     | 1     | 0     | 0     | 1     |
| 0     | 1     | 0     | 0     | 1     | 0     |
| 1     | 0     | 0     | 0     | 1     | 1     |

### # Logical Expression:-


$$A_1 = X_3 + X_2$$

$$A_0 = X_1 + X_3$$

### # Logic circuit:-



### Block Diagram:-



### 8 to 3 Encoder:-

#### Truth Table:-

| $Y_7$ | $Y_6$ | $Y_5$ | $Y_4$ | $Y_3$ | $Y_2$ | $Y_1$ | $Y_0$ | $A_2$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     |
| 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 1     |
| 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 1     | 0     |
| 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 1     |
| 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 0     | 0     |
| 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 1     |
| 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0     |
| 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1     |


#### Logical Expression:-

$$A_2 = Y_4 + Y_5 + Y_6 + Y_7$$


$$A_1 = Y_3 + Y_2 + Y_6 + Y_7$$

$$A_0 = Y_1 + Y_3 + Y_5 + Y_7$$


#### Logic Circuit



### Block Diagram:-





Decimal to BCD Encoder:-Block Diagram:-Logical Expression:-

$$A_3 = Y_9 + Y_8$$


$$A_2 = Y_7 + Y_6 + Y_5 + Y_4$$

$$A_1 = Y_7 + Y_6 + Y_3 + Y_2$$

$$A_0 = Y_9 + Y_7 + Y_5 + Y_3 + Y_1$$

Truth Table:-

| INPUTS |    |    |    |    |    |    |    | OUTPUTS |    |    |
|--------|----|----|----|----|----|----|----|---------|----|----|
| Y7     | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Y0 | A2      | A1 | A0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0       | 0  | 0  |
| 0      | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0       | 0  | 1  |
| 0      | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0       | 1  | 0  |
| 0      | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0       | 1  | 1  |
| 0      | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 1       | 0  | 0  |
| 0      | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 1       | 0  | 1  |
| 0      | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1       | 1  | 0  |
| 1      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1       | 1  | 1  |

Logical Circuit:-



## # priority Encoder:-

⇒ A circuit that compress multiple binary inputs into a smaller number of outputs.

### 4 to 2 priority Encoder:-

1. Given that:-

priority:  $Y_2 > Y_1 > Y_0 > Y_3$

Truth table:-

| $Y_3$ | $Y_2$ | $Y_1$ | $Y_0$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|
| X     | 1     | X     | X     | 1     | 0     |
| X     | 0     | 1     | X     | 0     | 1     |
| X     | 0     | 0     | 1     | 0     | 0     |
| 1     | 0     | 0     | 0     | 1     | 1     |

Logical Expression:-

$$A_1 = Y_2 + Y_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0$$

$$= Y_2 + Y_3 \bar{Y}_1 \bar{Y}_0$$

$$A_0 = \bar{Y}_2 Y_1 + Y_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0$$

$$= \bar{Y}_2 (Y_1 + Y_3 \bar{Y}_1 \bar{Y}_0)$$

$$= \bar{Y}_2 (Y_1 + Y_3 \bar{Y}_0)$$

2. Given that:-

priority:  $Y_3 > Y_2 > Y_1 > Y_0$

Truth table:-

| $Y_3$ | $Y_2$ | $Y_1$ | $Y_0$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|
| 1     | X     | X     | X     | 1     | 1     |
| 0     | 1     | X     | X     | 1     | 0     |
| 0     | 0     | 1     | X     | 0     | 1     |
| 0     | 0     | 0     | 1     | 0     | 0     |

Logical Expression:-

$$A_1 = Y_3 + \bar{Y}_3 Y_2 = Y_3 + Y_2$$

$$A_0 = Y_3 + \bar{Y}_3 \bar{Y}_2 Y_1 = Y_3 + \bar{Y}_2 Y_1$$

## #8 to 3 Priority Encoder

∴ Given that the priority:-

$$Y_7 < Y_6 < Y_5 < Y_4 < Y_3 < Y_2 < Y_1 < Y_0$$

Truth table:-

| $Y_7$ | $Y_6$ | $Y_5$ | $Y_4$ | $Y_3$ | $Y_2$ | $Y_1$ | $Y_0$ | $A_2$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| X     | X     | X     | X     | X     | X     | X     | 1     | 0     | 0     | 0     |
| X     | X     | X     | X     | X     | X     | 1     | 0     | 0     | 0     | 1     |
| X     | X     | X     | X     | X     | 1     | 0     | 0     | 0     | 1     | 0     |
| X     | X     | X     | X     | 1     | 0     | 0     | 0     | 0     | 1     | 1     |
| X     | X     | X     | 1     | 0     | 0     | 0     | 0     | 1     | 0     | 0     |
| X     | X     | 1     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 1     |
| X     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0     |
| 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1     |

Logical Expression:-

$$A_2 = \underbrace{Y_4 \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0}_A + \underbrace{Y_5 \bar{Y}_4 \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0}_A + \underbrace{Y_6 \bar{Y}_5 \bar{Y}_4 \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0}_A + \underbrace{Y_7 \bar{Y}_6 \bar{Y}_5 \bar{Y}_4 \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0}_A$$

$$= \underline{Y_4} A + \underline{Y_5} \bar{Y_4} A + \underline{Y_6} \bar{Y_5} A + Y_7 \bar{Y_6} \bar{Y_5} \bar{Y_4} A$$

$$= \underline{Y_4} A + Y_5 A + \underline{Y_6} A + Y_7 \bar{Y_6} \bar{Y_4} A$$

$$= Y_4 A + Y_5 A + Y_6 A + Y_7 A$$

$$= (Y_4 + Y_5 + Y_6 + Y_7) A$$

$$\therefore A_2 = (Y_4 + Y_5 + Y_6 + Y_7) \cdot (\bar{Y}_2 \bar{Y}_1 \bar{Y}_0)$$

$$A_1 = \underbrace{Y_2 \bar{Y}_1 \bar{Y}_0}_A + \underbrace{\bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0}_A + \underbrace{Y_6 \bar{Y}_5 \bar{Y}_4 \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0}_A + \underbrace{Y_7 \bar{Y}_6 \bar{Y}_5 \bar{Y}_4 \bar{Y}_3 \bar{Y}_2 \bar{Y}_1 \bar{Y}_0}_A$$

$$= \underline{Y_2} A + \underline{Y_3} A + Y_6 \bar{Y_5} \bar{Y_4} \bar{Y_3} \bar{Y_2} A + Y_7 \bar{Y_6} \bar{Y_5} \bar{Y_4} \bar{Y_3} A \bar{Y_2}$$

$$= Y_2 A + Y_3 A + Y_6 B A + Y_7 B A$$



$$A_1 = (Y_2 + Y_3 + Y_6 B + Y_7 B) A$$

$$= \{Y_2 + Y_3 + (Y_6 + Y_7) B\} A$$

$$\therefore A_1 = \overline{Y_1} \overline{Y_0} \{ \overline{Y_5} \overline{Y_4} (Y_6 + Y_7) + Y_3 + Y_2 \}$$

$$A_0 = \underline{Y_1} \overline{Y_0} + Y_3 \overline{Y_2} \underline{\overline{Y_1}} \overline{Y_0} + Y_5 \overline{Y_4} \overline{Y_3} \overline{Y_2} \underline{\overline{Y_1}} \overline{Y_0} + Y_7 \overline{Y_6} \overline{Y_5} \overline{Y_4} \overline{Y_3} \overline{Y_2} \underline{\overline{Y_1}} \overline{Y_0}$$

$$= \underline{Y_1} \overline{Y_0} + \underline{Y_3} \overline{Y_2} \overline{Y_0} + \underline{Y_5} \overline{Y_4} \overline{Y_3} \overline{Y_2} \overline{Y_0} + Y_7 \overline{Y_6} \underline{\overline{Y_5}} \overline{Y_4} \underline{\overline{Y_3}} \overline{Y_2} \overline{Y_0}$$

$$= \underline{Y_1} \overline{Y_0} + Y_3 \overline{Y_2} \overline{Y_0} + Y_5 \overline{Y_4} \overline{Y_2} \overline{Y_0} + Y_7 \overline{Y_6} \overline{Y_4} \overline{Y_2} \overline{Y_0}$$

$$= \overline{Y_0} (Y_1 + \overline{Y_2} \overline{Y_0} (Y_3 + \overline{Y_4} (Y_5 + Y_7 \overline{Y_6})))$$

$$\therefore A_0 = \overline{Y_0} (Y_1 + \overline{Y_2} \overline{Y_0} (Y_3 + \overline{Y_4} (Y_5 + Y_7 \overline{Y_6})))$$

2. Given that the priority is -

$$Y_7 > Y_6 > Y_5 > Y_4 > Y_3 > Y_2 > Y_1 > Y_0$$

Truth table:-

| $Y_7$ | $Y_6$ | $Y_5$ | $Y_4$ | $Y_3$ | $Y_2$ | $Y_1$ | $Y_0$ | $A_2$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 1     | X     | X     | X     | X     | X     | X     | X     | 1     | 1     | 1     |
| 0     | 1     | X     | X     | X     | X     | X     | X     | 1     | 1     | 0     |
| 0     | 0     | 1     | X     | X     | X     | X     | X     | 1     | 0     | 1     |
| 0     | 0     | 0     | 1     | X     | X     | X     | X     | 1     | 0     | 0     |
| 0     | 0     | 0     | 0     | 1     | X     | X     | X     | 0     | 1     | 1     |
| 0     | 0     | 0     | 0     | 0     | 1     | X     | X     | 0     | 1     | 0     |
| 0     | 0     | 0     | 0     | 0     | 0     | 1     | X     | 0     | 0     | 1     |
| 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     |




### Logical Expression:-

$$\begin{aligned}
 A_0 &= \underline{Y_7} + \underline{Y_5} \underline{\overline{Y_6}} \underline{\overline{Y_7}} + \underline{Y_3} \underline{\overline{Y_4}} \underline{\overline{Y_5}} \underline{\overline{Y_6}} \underline{\overline{Y_7}} + \underline{Y_1} \underline{\overline{Y_2}} \underline{\overline{Y_3}} \underline{\overline{Y_4}} \underline{\overline{Y_5}} \underline{\overline{Y_6}} \underline{\overline{Y_7}} \\
 &= Y_7 + Y_5 \overline{Y_6} + Y_3 \overline{Y_4} \overline{Y_6} + Y_1 \overline{Y_2} \overline{Y_4} \overline{Y_6} \\
 &= Y_7 + \overline{Y_6} (Y_5 + Y_3 \overline{Y_4} + Y_1 \overline{Y_2} \overline{Y_4}) \\
 &= Y_7 + \overline{Y_6} (Y_5 + \overline{Y_4} (Y_3 + Y_1 \overline{Y_2}))
 \end{aligned}$$

$$\begin{aligned}
 A_1 &= \underline{Y_7} + \underline{Y_6} \underline{\overline{Y_7}} + \underline{Y_3} \underline{\overline{Y_4}} \underline{\overline{Y_5}} \underline{\overline{Y_6}} \underline{\overline{Y_7}} + \underline{Y_2} \underline{\overline{Y_3}} \underline{\overline{Y_4}} \underline{\overline{Y_5}} \underline{\overline{Y_6}} \underline{\overline{Y_7}} \\
 &= Y_7 + Y_6 + Y_3 \overline{Y_4} \overline{Y_5} + Y_2 \overline{Y_4} \overline{Y_5} \\
 &= Y_7 + Y_6 + \overline{Y_4} \overline{Y_5} (Y_3 + Y_2)
 \end{aligned}$$

$$\begin{aligned}
 A_2 &= \underline{Y_7} + \underline{Y_6} \underline{\overline{Y_7}} + \underline{Y_5} \underline{\overline{Y_6}} \underline{\overline{Y_7}} + \underline{Y_4} \underline{\overline{Y_5}} \underline{\overline{Y_6}} \underline{\overline{Y_7}} \\
 &= Y_7 + Y_6 + Y_5 + Y_4
 \end{aligned}$$

### Logical Circuit:-



$$A_0 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}\overline{X_7} + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6\overline{X_7} + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7$$

$$A_1 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}X_2X_3X_4X_5X_6X_7 + \overline{X_0}X_1X_2X_3X_4X_5X_6X_7 + X_0X_1X_2X_3X_4X_5X_6X_7$$

$$A_2 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}X_2X_3X_4X_5X_6X_7 + \overline{X_0}X_1X_2X_3X_4X_5X_6X_7 + X_0X_1X_2X_3X_4X_5X_6X_7$$

$$A_3 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}X_2X_3X_4X_5X_6X_7 + \overline{X_0}X_1X_2X_3X_4X_5X_6X_7 + X_0X_1X_2X_3X_4X_5X_6X_7$$


$$A_4 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}X_2X_3X_4X_5X_6X_7 + \overline{X_0}X_1X_2X_3X_4X_5X_6X_7 + X_0X_1X_2X_3X_4X_5X_6X_7$$

$$A_5 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}X_2X_3X_4X_5X_6X_7 + \overline{X_0}X_1X_2X_3X_4X_5X_6X_7 + X_0X_1X_2X_3X_4X_5X_6X_7$$

$$A_6 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}X_2X_3X_4X_5X_6X_7 + \overline{X_0}X_1X_2X_3X_4X_5X_6X_7 + X_0X_1X_2X_3X_4X_5X_6X_7$$

$$A_7 = \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}\overline{X_6}X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}\overline{X_5}X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}\overline{X_4}X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}\overline{X_3}X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}\overline{X_2}X_3X_4X_5X_6X_7 + \overline{X_0}\overline{X_1}X_2X_3X_4X_5X_6X_7 + \overline{X_0}X_1X_2X_3X_4X_5X_6X_7 + X_0X_1X_2X_3X_4X_5X_6X_7$$

MULTIPLEXERS (MUX)



## # Multiplexers: (MUX)

⇒ A multiplexer is a Combinational circuit that has many data inputs and one output.

### Types of MUX:—

1.  $2 \times 1$  MUX


2.  $8 \times 1$  MUX

3.  $4 \times 1$  MUX

4.  $32 \times 1$  MUX

### # $2 \times 1$ MUX:—

### Block Diagram:—




### Logical Expression:—

$$Y = \bar{S}_0 I_0 + S_0 I_1$$

### Truth Table.

| $S_0$ | $I_0$ | $I_1$ | $Y$ |
|-------|-------|-------|-----|
| 0     | 0     | X     | 0   |
| 0     | 1     | X     | 1   |
| 1     | X     | 0     | 0   |
| 1     | X     | 1     | 1   |

### Logical Circuit






Subject \_\_\_\_\_

Sat Sun Mon Tue Wed Thu Fri  
 ○ ○ ○ ○ ○ ○ ○

Date: / /

## # 481 Multiplexer:-

### Block Diagram:-





### Truth table:-

| S <sub>0</sub> | S <sub>1</sub> | Y              |
|----------------|----------------|----------------|
| 0              | 0              | I <sub>0</sub> |
| 0              | 1              | I <sub>1</sub> |
| 1              | 0              | I <sub>2</sub> |
| 1              | 1              | I <sub>3</sub> |

### Logical Expression:-


$$Y = \bar{S}_0 \bar{S}_1 I_0 + \bar{S}_0 S_1 I_1 + S_0 \bar{S}_1 I_2 + S_0 S_1 I_3$$

### Logical Circuit:-



Logical Expression:-  


$$Y = S_0 I_0 + S_1 I_1$$

8:1 MUX:-Block Diagram:-truth table:-


| $S_2$ | $S_1$ | $S_0$ | $Y$   |
|-------|-------|-------|-------|
| 0     | 0     | 0     | $I_0$ |
| 0     | 0     | 1     | $I_1$ |
| 0     | 1     | 0     | $I_2$ |
| 0     | 1     | 1     | $I_3$ |
| 1     | 0     | 0     | $I_4$ |
| 1     | 0     | 1     | $I_5$ |
| 1     | 1     | 0     | $I_6$ |
| 1     | 1     | 1     | $I_7$ |

Logical Expression:-

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$


Logical circuit:-

# #881 MUX Using 2:1 MUX





# # 8x1 mux using 4x1 mux




## # Implementation of Boolean function using multiplexer (MUX)

Problem 1: —

⇒ Implement  $F(A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13)$  using 4x1 MUX.

Step 1: map

|                 |    |    |    |    |
|-----------------|----|----|----|----|
| $\overline{A}D$ | 00 | 01 | 11 | 10 |
| 00              |    | 1  |    |    |
| 01              | 1  | 1  | 1  |    |
| 11              | 1  | 1  |    |    |
| 10              |    | 1  |    |    |



Step 4: map

| $S_1$ | $S_0$ | $Y$                    |
|-------|-------|------------------------|
| 0     | 0     | $I_0 = \overline{C}D$  |
| 0     | 1     | $I_1 = \overline{C}+D$ |
| 1     | 0     | $I_2 = \overline{C}D$  |
| 1     | 1     | $I_3 = \overline{C}$   |

Step 3: map

Assume

$S_0 = B$   
 $S_1 = A$

Full adder implementation using 4x1 MUX:—

Truth table:—

| A | B | $e_{in}$ | S | $C_0$ |
|---|---|----------|---|-------|
| 0 | 0 | 0        | 0 | 0     |
| 0 | 0 | 1        | 1 | 0     |
| 0 | 1 | 0        | 1 | 0     |
| 0 | 1 | 1        | 0 | 1     |
| 1 | 0 | 0        | 1 | 0     |
| 1 | 0 | 1        | 0 | 1     |
| 1 | 1 | 0        | 0 | 1     |
| 1 | 1 | 1        | 1 | 1     |

K-map (fs)


|   |    |    |    |    |
|---|----|----|----|----|
|   | 00 | 01 | 11 | 10 |
| 0 | 0  | 1  | 0  | 1  |
| 1 | 1  | 0  | 1  | 0  |

For Carry ( $C_0$ )

|   |    |    |    |    |
|---|----|----|----|----|
|   | 00 | 01 | 11 | 10 |
| 0 |    |    | 1  |    |
| 1 |    | 1  | 1  | 1  |

4x1 MUX for sum:-  
mon

4x1 MUX for Carry (C<sub>0</sub>)  
mon




Let  $s_0 = 0$   $s_1 = A$

$$s_0 = B$$

$$s_1 = A$$

| $s_1$ | $s_0$ | Sum(s)            |
|-------|-------|-------------------|
| 0     | 0     | $I_0 = c_i$       |
| 0     | 1     | $I_1 = \bar{c}_i$ |
| 1     | 0     | $I_2 = \bar{c}_i$ |
| 1     | 1     | $I_3 = c_i$       |




Let  $s_0 = B$   $s_1 = A$

| $s_1$ | $s_0$ | Carry (C <sub>0</sub> ) |
|-------|-------|-------------------------|
| 0     | 0     | $I_0 = 0$               |
| 0     | 1     | $I_1 = C_{in}$          |
| 1     | 0     | $I_2 = C_{in}$          |
| 1     | 1     | $I_3 = 1$               |

Logical Expression from MUX:-


(i)



$$\begin{aligned}
 Y &= \bar{A}\bar{B}c + \bar{A}Bc + A\bar{B} \cdot 0 + AB \cdot 1 \\
 &= \bar{A}\bar{B}c + \bar{A}Bc + 0 + AB \\
 &= \bar{A}\bar{B}c + \bar{A}Bc + AB \\
 &= c + Bc + AB
 \end{aligned}$$




(ii)



$$\begin{aligned}
 Y &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C} \\
 &= \bar{A}(\bar{B}\bar{C} + B\bar{C}) + AC(\bar{B} + B) \\
 &= \bar{A}(\bar{B}\bar{C} + B\bar{C}) + AC \\
 &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + AC \\
 &= \bar{A}\bar{C}(B + \bar{B}) + AC \\
 &= \bar{A}\bar{C} + AC \\
 &= A \oplus C
 \end{aligned}$$

Full adder Implement  
Using 8:1 MUX



# Implementing Boolean function using multiplexer using 4:1 MUX

| A | B | C | F |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

| A \ BC | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 0      | 0  | 1  | 0  | 1  |
| 1      | 0  | 1  | 1  | 0  |



$$S_0 = C$$

$$S_1 = A$$

Let,

$$S_0 = C$$

$$S_1 = A$$

| A | C | X               |
|---|---|-----------------|
| 0 | 0 | $I_0 = 0$       |
| 0 | 1 | $I_1 = 1$       |
| 1 | 0 | $I_2 = B$       |
| 1 | 1 | $I_3 = \bar{B}$ |

# DEMULTIPLEXER  
(DEMUX)



## # DeMultiplexer (DEMUX)


- ⇒ One input and many output
- ⇒ Reverse operation of Multiplexer
- ⇒ One to many circuit or Data distributor.

### Type of Demux:-

- 1.  $1 \times 2$  Demux
- 2.  $1 \times 4$  Demux
- 3.  $1 \times 8$  Demux
- 4.  $1 \times 16$  Demux

### # $1 \times 2$ Demux

#### Block Diagram:-



#### Logical Expression:-


$$Y_0 = E \bar{S}_0 I$$

$$Y_1 = E S_0 I$$

#### Truth table:-


| E | S <sub>0</sub> | Y <sub>0</sub> | Y <sub>1</sub> |
|---|----------------|----------------|----------------|
| 0 | 0              | 0              | 0              |
| 0 | 1              | 0              | 0              |
| 1 | 0              | I              | 0              |
| 1 | 1              | 0              | I              |

#### Logic Circuit:-



## # 184 Demux:-


## # Block Diagram:-



## # Truth Table:-

| E | S <sub>1</sub> | S <sub>0</sub> | Y <sub>0</sub> | Y <sub>1</sub> | Y <sub>2</sub> | Y <sub>3</sub> |
|---|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | X              | X              | 0              | 0              | 0              | 0              |
| 1 | 0              | 0              | I              | 0              | 0              | 0              |
| 1 | 0              | 1              | 0              | I              | 0              | 0              |
| 1 | 1              | 0              | 0              | 0              | I              | 0              |
| 1 | 1              | 1              | 0              | 0              | 0              | I              |

## # Logical Circuit:-



## # Logical Expression

$$Y_0 = E \bar{S}_1 \bar{S}_0 I$$

$$Y_1 = E \bar{S}_1 S_0 I$$

$$Y_2 = E S_1 \bar{S}_0 I$$

$$Y_3 = E S_1 S_0 I$$

## # Full Subtractor Using 1:8 Demux

⇒ From Subtractor truth table:-


$$D(A, B, B_i) = \sum m(1, 2, 4, 7)$$

$$B_o(A, B, B_i) = \sum m(1, 2, 3, 7)$$


Truth table for 1:8 Demux:-

| $S_2$ | $S_1$ | $S_0$ | $Y_0$ | $Y_1$ | $Y_2$ | $Y_3$ | $Y_4$ | $Y_5$ | $Y_6$ | $Y_7$ |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0     | 0     | 1     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0     | 1     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     |
| 0     | 1     | 1     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     |
| 1     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     |
| 1     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     |
| 1     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     |
| 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     |

Block Diagram



Now Implement Subtractor





## # Demux as Decoder -

2:4 Demux AS

2:4 Decoder -


2:4 Decoder -

1:4 Demux -



Truth table:-

| $I_1$ | $I_0$ | $Y_0$ | $Y_1$ | $Y_2$ | $Y_3$ |
|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 1     | 0     | 0     | 0     |
| 0     | 1     | 0     | 1     | 0     | 0     |
| 1     | 0     | 0     | 0     | 1     | 0     |
| 1     | 1     | 0     | 0     | 0     | 1     |



Truth table:-

| $S_1$ | $S_0$ | $Y_0$ | $Y_1$ | $Y_2$ | $Y_3$ |
|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 1     | 0     | 0     | 0     |
| 0     | 1     | 0     | 1     | 0     | 0     |
| 1     | 0     | 0     | 0     | 1     | 0     |
| 1     | 1     | 0     | 0     | 0     | 1     |

Note:- For 1:8 Demux AS 3:8 Decoder we have to follow the same procedure

# Digital Logic Family




## # Digital Logic Family:-

1. "RTL" → Resistor-Transistor Logic
2. "DTL" → Diode-Transistor Logic
3. "ECL" → Emitter Collector Logic
4. "TTL" → Transistor-Transistor Logic
5. "MOS" → Metal Oxide Semiconductor
6. "CMOS" → Complementary MOS

## # Resistor-Transistor Logic:- (RTL)

### NOT Gate Using RTL:-




Truth Table

| $V_{in}$ | $V_o$ |
|----------|-------|
| 0        | 1     |
| 1        | 0     |




## AND Gate Using RTL:-



| A | B | $V_0$ |
|---|---|-------|
| 0 | 0 | 0     |
| 0 | 1 | 0     |
| 1 | 0 | 0     |
| 1 | 1 | 1     |


## NAND Gate Using RTL:-



| A | B | $V_0$ |
|---|---|-------|
| 0 | 0 | 1     |
| 0 | 1 | 1     |
| 1 | 0 | 1     |
| 1 | 1 | 0     |


| $V_0$ | $V_{in}$ |
|-------|----------|
| 1     | 0        |
| 0     | 1        |

## OR Gate Using RTL:-



| A | B | $V_0$ |
|---|---|-------|
| 0 | 0 | 0     |
| 0 | 1 | 1     |
| 1 | 0 | 1     |
| 1 | 1 | 1     |


## NOR Gate Using RTL:-



| A | B | $V_0$ |
|---|---|-------|
| 0 | 0 | 1     |
| 0 | 1 | 0     |
| 1 | 0 | 0     |
| 1 | 1 | 0     |


# # Diode Transistor Logic (DTL)

## Diode Logic OR Gate:-




| A | B | $V_O$ |
|---|---|-------|
| 0 | 0 | 0     |
| 0 | 1 | 1     |
| 1 | 0 | 1     |
| 1 | 1 | 1     |

## Diode Logic AND Gate:-



| A | B | $V_O$ |
|---|---|-------|
| 0 | 0 | 0     |
| 0 | 1 | 0     |
| 1 | 0 | 0     |
| 1 | 1 | 1     |


## Diode Logic NOR Gate:-



| A | B | $V_O$ |
|---|---|-------|
| 0 | 0 | 1     |
| 0 | 1 | 0     |
| 1 | 0 | 0     |
| 1 | 1 | 0     |




## Diode NAND Gate:-



| A | B | LED |
|---|---|-----|
| 0 | 0 | 1   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 0   |


## Diode Transistor Logic:- (DTL):-

### DTL NAND:-



| A | B | Vo |
|---|---|----|
| 0 | 0 | 1  |
| 0 | 1 | 1  |
| 1 | 0 | 1  |
| 1 | 1 | 0  |


### DTL NOR:-



| A | B | Vo |
|---|---|----|
| 0 | 0 | 1  |
| 0 | 1 | 0  |
| 1 | 0 | 0  |
| 1 | 1 | 0  |


# # Transistor-Transistor Logic (TTL):-

## TTL Inverter:-




|   | A | $V_o$ |
|---|---|-------|
| 0 | 0 | 1     |
| 1 | 1 | 0     |

## TTL NAND:-



|   | A | B | C | $V_o$ |
|---|---|---|---|-------|
| 0 | 0 | 0 | 0 | 1     |
| 0 | 0 | 0 | 1 | 1     |
| 0 | 0 | 1 | 0 | 1     |
| 0 | 0 | 1 | 1 | 1     |
| 1 | 0 | 0 | 0 | 1     |
| 1 | 0 | 0 | 1 | 1     |
| 1 | 0 | 1 | 0 | 1     |
| 1 | 1 | 1 | 1 | 0     |

TTZ NOR8—  
mon



| A | B | $V_0$ |
|---|---|-------|
| 0 | 0 | 1     |
| 0 | 1 | 0     |
| 1 | 0 | 0     |
| 1 | 1 | 0     |




# # Introduction TO LOGIC LEVEL PARAMETERS



## # Digital IC Parameters:-

### Voltage, Currents, & Noise Margin:-



- $\Rightarrow V_{OH}(\min) \rightarrow$  It is min o/p volt for Logic 1
- $\Rightarrow V_{OL}(\max) \rightarrow$  It is max o/p volt for Logic 0
- $\Rightarrow V_{IH}(\min) \rightarrow$  It is min I/p volt for Logic 1
- $\Rightarrow V_{IL}(\max) \rightarrow$  It is max I/p volt for Logic 0
- $\Rightarrow I_{OH} \rightarrow$  High level o/p current
- $\Rightarrow I_{OL} \rightarrow$  Low level o/p current
- $\Rightarrow I_{IH} \rightarrow$  High level I/p current
- $\Rightarrow I_{IL} \rightarrow$  Low level I/p current

## Performance Parameters:-

⇒ The most important parameters that are evaluated and compared are.

⇒ 1. Fan-Out

2. Fan-In

3. Power-Dissipation.

4. Propagation Delay.

5. Speed-Power Product

6. Noise Margin.

## Fan-Out


⇒ It refers to how many outputs or devices a single source can drive without performance loss.

⇒ It should be as high as possible, so that we can drive large numbers of gates by single gate.

⇒ It defines current supply by given gate.




☞ For High state Fan out:-



∴ high state Fan-Out:-

$$\text{High FanOut} = \frac{I_{OH(\max)}}{I_{IH}}$$

☞ For Low state FanOut:-



∴ Low state Fan-Out:-

$$\text{Low FanOut} = \frac{I_{OL(\max)}}{I_{IL}}$$

$$\therefore \boxed{\text{DC Fanout} = \min \left( \frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}} \right)}$$

# problem: 1:-  
mon

⇒ Calculating the fan-out of a driving gate with the following parameters.

$$I_{OH} = 400 \mu A; I_{OL} = 40 \mu A$$

$$I_{IH} = 16 \text{ mA}; I_{IL} = 2 \text{ mA}$$

⇒ we know:-  
mon

$$FO = \min \left( \frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}} \right)$$

$$= \min \left( \frac{400 \mu}{16 \text{ m}}, \frac{40 \mu}{2 \text{ m}} \right)$$

$$= \min(25 \text{ m}, 20 \text{ m})$$

$$= 20 \text{ m Units.}$$

# problem: 2:-  
mon

⇒ Calculating the fan out of a driving gate with the following parameters.

$$I_{OH} = 400 \mu A; I_{OL} = 16 \text{ mA}$$

$$I_{IH} = 40 \mu A; I_{IL} = 2 \text{ mA}$$

⇒ we know:-  
mon

$$FO = \min \left( \frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}} \right)$$

$$= \min \left( \frac{400 \mu A}{40 \mu A}, \frac{16 \text{ mA}}{2 \text{ mA}} \right)$$

$$= \min(10, 8)$$

$$= 8 \text{ units.}$$

Ans:-

Sub: \_\_\_\_\_



Day \_\_\_\_\_

Time: \_\_\_\_\_

Date: / /

Fan In:-


⇒ Fan in of Logic gate is defined as number of inputs that the gate is designed to handle.

Propagation Delay: ( $t_p$ )

⇒ It is average transition time of signal from  $V_p$  to o/p.

⇒ It defines operating speed of IC

⇒ It is measured in terms of "n" sec.





$$\therefore t_p = \frac{t_{pLH} + t_{pHL}}{2}$$

$t_{pLH}$  = Delay for Logic Low to Logic High.

$t_{pHL}$  = Delay for Logic High to Logic Low.

⇒ problem 1:-

⇒ Find the propagation Delay where  $t_{pLH} = 5 \text{ nsec}$   
 $t_{pHL} = 7 \text{ nsec}$

⇒ we know:-

$$t_p = \frac{t_{pLH} + t_{pHL}}{2}$$

$$= \frac{5 \text{ n} + 7 \text{ n}}{2}$$

$$= 6 \text{ n sec.}$$

### Power Dissipation:-

⇒ It is the amount of power dissipated in an IC in form of heat.

∴ Total power Dissipated ( $P_d$ )

$$P_d = V_{cc} \times I_{cc} (\text{avg})$$

$$I_{cc} = \frac{I_{ccH} + I_{ccL}}{2}$$

$I_{ccH} \rightarrow I_{cc}$  Current with Logic High at output

$I_{ceL}$  =  $I_{ce}$  Current with logic low at output.

$\therefore$  power Dissipation per logic gates:-

$$\therefore P_{dn} = \frac{V_{cc} \times I_{ce} (\text{avg})}{n}$$

$n$  = no. of logic gate.

$V_{DD} = V_{cc} = \text{Supply voltage.}$

Problem 1:- Find the power dissipation ( $P_d$ ) if

$V_{cc} = 5V$ ,  $I_{ceH} = 0.5mA$ ,  $I_{ceL} = 1mA$ ,

$\Rightarrow$  We know:-

$$\begin{aligned} I_{ce} &= \frac{I_{ceH} + I_{ceL}}{2} \\ &= \frac{0.5mA + 1mA}{2} \\ &= 0.75mA \end{aligned}$$

$$\begin{aligned} \therefore P_d &= V_{cc} \times I_{ce} \\ &= 5V \times 0.75mA \\ &= 3.75mW \end{aligned}$$

## Speed Power Product


⇒ It is the product of "power Dissipation" & "propagation Delay".

⇒ It also known as "Figure of merits".

$$SPP = \text{power Dissipation} \times \text{propagation delay}$$

Note:- Good IC have Lower SPP

## Noise Margin





Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: \_\_\_\_\_

Date: / /

# Noise Margin for Logic High ( $V_{NH}$ )

$\therefore$  The High Level noise margin


$$V_{NH} = V_{OH} - V_{IH}$$

# Noise Margin for Logic Low ( $V_{NL}$ ):

$\therefore$  The Low Level noise margin

$$V_{NL} = V_{IL} - V_{OL}$$

# problem 1:



Find

- High level Noise margin
- Low level Noise margin.

(a)

Is given:

$$V_{OH} = 4.4V$$

$$V_{IH} = 3.5V$$

$$\int \begin{matrix} V_{OL} = 0.33V \\ V_{IL} = 1.5V \end{matrix}$$

We know:-

$$V_{NH} = V_{OH} - V_{IH}$$

$$= 4.4 - 3.5$$



$$= 0.9V$$

$$V_{NL} = V_{IL} - V_{OL}$$

$$= 1.5 - 0.33$$

$$= 1.17V$$

# problems 2:-



⇒ Find

① High level Noise margin.

② Low level Noise margin.

Is given:-

$$V_{OH} = 2.4V ; V_{IH} = 2V$$

$$V_{OL} = 0.4V ; V_{IL} = 0.8V$$

①

$$V_{NH} = V_{OH} - V_{IH} = (2.4 - 2)V = 0.4V$$

②

$$V_{NL} = V_{IL} - V_{OL} = (0.8 - 0.4)V = 0.4V$$

Ans:-

Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: \_\_\_\_\_

Date: / /

# Problem 3:—

|        | $V_{OH(min)}$ | $V_{OL(max)}$ | $V_{IH(min)}$ | $V_{IL(max)}$ |
|--------|---------------|---------------|---------------|---------------|
| Gate A | 2.4V          | 0.4V          | 2V            | 0.8V          |
| Gate B | 3.5V          | 0.2V          | 2.5V          | 0.6V          |
| Gate C | 4.2V          | 0.2V          | 3.2V          | 0.8V          |

⇒ Find the

- (i) High level Noise margin for each gate.
- (ii) Low level Noise margin for each gate.

(a)For Gate A:—

$$V_{NH} = V_{OH} - V_{IH} = 2.4 - 2 = 0.4V$$

$$V_{NL} = V_{IL} - V_{OL} = 0.8 - 0.4 = 0.4V$$

For Gate B:—

$$V_{NH} = V_{OH} - V_{IH} = 3.5 - 2.5 = 1V$$

$$V_{NL} = V_{IL} - V_{OL} = 0.6 - 0.2 = 0.4V$$

For Gate C:—

$$V_{NH} = V_{OH} - V_{IH} = 4.2 - 3.2 = 1V$$

$$V_{NL} = V_{IL} - V_{OL} = 0.8 - 0.2 = 0.6V$$



# CMOS Logic  
Circuit

Sub: \_\_\_\_\_

Day

Time: \_\_\_\_\_

Date: / /


## # CMOS:-

⇒ A CMOS circuit consists 1-NMOS transistor & 1-PMOS transistor connected in a Complementary Configuration.

## Basic Information:-

### About N-mos:-

n-mos →




→ if  $G=0$ , off, (D to S as 0.e)

→ if  $G=1$ , ON, (D to S as 1.e)

### About P-mos:-

p-mos →



→ if  $G=0$ , ON, (S to D as 1.e)

→ if  $G=1$ , off, (S to D as 0.e)

## For Logic Operation:-

### For "AND" operation

→ pmos → parallel.


→ nmos → series

### For "OR" operation:-

→ pmos → series

→ nmos → parallel.

## # CMOS-Logic Generic Architecture




→ pmos Transistor can easily pass Logic High. That's the reason pull-up network (PUN) made by pmos only

→ n-mos Transistor can easily pass Logic Low. That's why pull-down network (PDN) made by n-mos only




## # CMOS Logic - NOT Gate:-



Truth table:-

| Vin | Vout |
|-----|------|
| 0   | 1    |
| 1   | 0    |

## # CMOS Logic - NAND Gate:-



Truth table:-

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Logical Expression

$$Y = \overline{A \cdot B}$$

Now the Logic Gate is:-

For CMOS NAND

|   |   | PMOS     |          | NMOS     |          |   |
|---|---|----------|----------|----------|----------|---|
| A | B | $\Phi_1$ | $\Phi_2$ | $\Phi_3$ | $\Phi_4$ | Y |
| 0 | 0 | ON       | ON       | OFF      | OFF      | 1 |
| 0 | 1 | ON       | OFF      | OFF      | ON       | 1 |
| 1 | 0 | OFF      | ON       | ON       | OFF      | 1 |
| 1 | 1 | OFF      | OFF      | ON       | ON       | 0 |

Mathematical Approach

⇒ For "PDN",  $\bar{Y} = A \cdot B$

$$\therefore Y = \overline{A \cdot B}$$

So, A & B should be connected in Series for PDN

Since, AND operation

⇒ For, "PUN",  $Y = \overline{A \cdot B} + \overline{A \cdot B} + A \cdot B$

$$= \overline{A}(B + \overline{B}) + A \cdot B$$

$$= \overline{A} + A \cdot B$$

$$= \overline{A} + B = \overline{A \cdot B}$$

So, A & B should be connected in parallel for PUN.

Since AND operation.

Sub :

Time :

Date : / /


## # CMOS Logic N-OR Gate:-

# Truth table:-

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

# Logical Expression:-

$$Y = \overline{A + B}$$



|   |   | p-mos          |                | n-mos          |                |   |
|---|---|----------------|----------------|----------------|----------------|---|
| A | B | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> | Q <sub>4</sub> | Y |
| 0 | 0 | ON             | ON             | OFF            | OFF            | 1 |
| 0 | 1 | ON             | OFF            | OFF            | ON             | 0 |
| 1 | 0 | OFF            | ON             | ON             | OFF            | 0 |
| 1 | 1 | OFF            | OFF            | ON             | ON             | 0 |



Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: \_\_\_\_\_

Date: / /

### Mathematical Approach:-

⇒ For "PDN",  $Y = \bar{A} \cdot B + A \cdot \bar{B} + A \cdot B$

$$Y = A + B$$

$$\text{So, } Y = \overline{A+B}$$

So, A & B should be connected in parallel for "PDN"

⇒ For "PUN",  $Y = \bar{A} \cdot \bar{B}$

$$Y = \overline{A+B}$$

So, A & B should be connected in series for "PUN"

### Boolean Function Implementation

Using CMOS:-

#### The key factors:-

→ For AND (·) operation:-

→ nmos → Series.


→ pmos → Parallel.

→ For OR (+) operation:-

→ nmos → Parallel.

→ pmos → Series

### Basic CMOS Circuit



Sub: \_\_\_\_\_


Day \_\_\_\_\_

Time: \_\_\_\_\_

Date: / /

# problem: 1: \_\_\_\_\_

⇒ Implement  $Y = A \cdot (B + C) + CD$  using CMOS transistor



#problem 2:-

⇒ Implement  $F = \overline{A+B \cdot c}$  in CMOS Logic

